


01. Block Diagram  
02. System Setting  
03. CPU\_DMI/PEG/eDP/DDI  
04. CPU\_DDR4  
05. CPU\_GND  
06. CPU\_CFG/RSVD  
07. CPU\_XDP  
08. CPU\_PWR  
09. CPU\_PWR  
10. CPU\_POWER\_CAP  
11. TBT\_Alpine-Ridge  
12. TBT\_TPS65982/Type C  
13. TBT\_PWR  
14. DIM\_DDR4 SO-DIMM A(0) TOP  
15. DIM\_DDR4 SO-DIMM B(0) TOP  
16. DIM\_DDR4 SO-DIMM A(1) BOT  
18. DIM\_CA/DQ Voltage  
20. PCH-CPT(1)\_IHDA/RTC/JTA  
21. PCH-CPT(2)\_PCIE/USB2/MISC  
22. PCH-CPT(3)\_CLK/LPC/USB3  
23. PCH-CPT(4)\_CRT/eDP/DP  
24. PCH-CPT(5)\_SPI  
25. PCH-CPT(6)\_GPIO  
26. PCH-CPT(7)\_POWER/GND  
27. PCH-CPT(8)\_POWER/GND  
28. PCH-SPI ROM/OTH  
29. PCH-XDP  
30. KBC\_IT8995  
31. KBC\_KB/TP  
32. RST\_Reset Circuit  
33. LAN\_RTL8111GUX-CG  
34. LAN\_RJ45 CON  
36. AUD-ALC668  
37. AUD-INT SPK/MIC  
38. AUD\_EXT Jack  
39. AUD\_INT WOOFER  
40. <<TP/LED IO BD>>  
42. <<CR\_GL3213\_IO BD>>  
43. CB\_IO\_CON  
44. BUG\_LPC  
45. eDP\_CON  
46. CRT\_CONN  
47. Display Port  
48. HDMI  
49. USB\_IO\_CON  
50. FAN\_Thermal Sensor/Fan  
51. NGFF\_SSD CON  
52. NGFF/HDD/ODD CON  
53. USB3.0 Port  
54. NGFF\_WLAN/BT  
55. <<USB3.0 IO BD>>  
56. LED/Switch  
57. DSG\_Discharge  
58. PRO\_Protect  
59. <<DC JACK IN IO BD>>  
60. DC/BAT IN  
63. <<Power Botton IO BD>>  
65. ME\_W2B CON/NUT  
69. OTH\_EMI Caps  
70. GPU\_PCIE I/F  
71. GPU\_POWER  
72. GPU\_FRAME BUFFER  
73. VRAM-CHANNEL A  
74. VRAM-CHANNEL B  
76. GPU\_CLOCK/STRAP/GPIO  
78. GPU\_LVDS/HDMI/Edp/DP/CRT  
80. PW\_SKYLAKE (1)  
81. PW\_SKYLAKE (2)  
82. PW\_SKYLAKE (3)  
83. PW\_+1.0VSUS  
84. PW\_+VCCIO  
86. PW\_1.2V/+VTT/2.5V  
87. PW\_+3VADSW/+5VSUS  
88. PW\_LOAD Switch  
89. PW\_CHARGER  
90. PW\_PROTECTION  
91. PW\_+NVVDD  
92. PW\_+PEX\_VDD  
93. PW\_+FBVDDQ  
94. PW\_THUNDERBOLT  
97. PW\_OV  
99. PW\_FLOW CHART  
100. Power On Timing--AC mode  
101. Power On Timing--DC mode  
102. History

G752VY Block Diagram



NVIDIA N16E-GX

Page 70-79

GDDR5 VRAM

(128Mbx32)

Page 73,74

LCD Panel (eDP)

Page 45

DP Repeater PS8330B

Page 47

Level Shifter PS8201A

Page 48

DP

Page 47

HDMI 4K2K,3D

Page 48

ThunderBolt DSL6340

Page 11-13

USB Type-C

Page 12

GigaLAN

Realtek RTL8111GUX-CG

Page 33

RJ45

Page 34

MiniCard

WiFi / WiMax + BT

Page 54

Charger Port

USB Port 1

Page 53

USB Port 2

Page 53

USB Port 3

Page 49,55

USB Port 4

Page 49,55

DC\_Dock IN

Page 59

DC IN Board

Page 59

PWR Switch

Page 63

PWR SW Board

Page 63

VCORE+VCCGT

Page 80

VCORE+VCCGT

Page 81

+VCCSA

Page 82

+1.0VSUS

Page 83

+VCCIO

Page 84

+1.2V/+2.5V

Page 86

System (+3VA/+5VA)

Page 87

Load Switch

Page 88

Power Charger

Page 89

VGA CORE (+NVDD)

Page 91

PEX\_VDD (+1.05V)

Page 92

+FBVDDQ

Page 93

TBT (+VCC12V)

Page 94

Power OV

Page 97

ASUS

Project Name

G752VY

Rev

2.0

Title :

Block Diagram

Size

Custom

Dept.:

ASUSTek COMPUTER INC.

Engineer:

Richard Liu

Date:

Tuesday, July 21, 2015

Sheet

1


of

102











## CFG




## CFG Straps




## Boundary Scan TP (CPU)

R0.1-37




DDR\_VTT\_CTRL:  
System Memory Power Gate Control:  
Disables the platform memory VTT regulator  
in C8 and deeper and S3.  
Ref:544924\_544924\_Skylake\_EDS\_Vol\_1\_Rev0.9.pdf P.120


## VTT-Enable




## CPU SIDEBAND SIGNALS



## For EMI





CPU XDP connector

		Project Name	Rev
		G752VY	2.0
Title : CPU XDP			
Size			
A	Dept.:	ASUSTeK COMPUTER INC. Eng.	Engineer: Richard Liu
Date: Tuesday, July 21, 2015			Sheet 7 of 102




+VCCORE DECAPS Place Back Side (TOP)



+VCCGT DECAPS Place Back Side (TOP)




















## HD Audio







## Main Board



Main Source	1th PWR	2nd PWR	3rd PWR	4th
+RTCBAT	+RTC_BAT	+3VA_RTC		
	+1.0VSBUS	+VCCST	+1.0V_VCCST	
	+1.2V			
AC_BAT_SYS	+3VAO	+3VA	+3VA_EC	
	+3VSDW	+3VSUS	+3VSUS_PCH	+VCCPABIO
	+3VA_DSW	+3VS		

eSPI or LPC		TLS Confidentiality		Top Swap Override	
PCH_GPCCS: weak internal pull down		PCH_GPCCS: weak internal pull down		PCH_GPCCS: weak internal pull down	
PD	eSPI	PD	Enable	PD	Enable
PD	LPC (default)	PD	Disable (default)	PD	Disable (default)











SO-DIMM0 Vref




Main Source	1th PWR	2nd PWR
AC_BAT_SYS	+1.2V	M_A_VREFCA (0.6V From +1.2V)

SO-DIMM1 Vref






		Project Name	Rev
		G752VY	2.0
Title : PCH-XDP			
Size	Dept.:		Engineer:
B	ASUSTeK COMPUTER INC. Eng		Richard Liu
Date:	Tuesday, July 21, 2015	Sheet	29 of 102











RTC CRYSTAL 32.768KHz






DGPU CLKReq#



For Optimus

PCH CLKREQ Setting:






USB3.0 Port1 : J5301

USB3.0 Port2 : N/A

USB3.0 Port4 : J5502

USB3.0 Port5 : J5501







EC Reset Circuit

Main Board

Main Board



Embedded Battery Design\_Reset Circuit



Project Name		Rev
ASUS G752VY		2.0
Title : RST Reset Circuit		
Size	Dept.: ASUSTek COMPUTER INC.	Engineer: Richard Liu
A	Date: Tuesday, July 21, 2015	Sheet 32 of 102











SPI Power




1st SPI ROM

Main: 05006-00010500 (fixed quad bit)




PCH\_SPI\_IO3 Signal Should PD 100Q Before RSMRST# High  
20150313

System Management Interface




Power Thermal Sensor


SMBus Interface




SMB1\_CLK Level Shift Fix For PWR Thermal Sensor  
Add Q2806, RN1804  
20150320

		Project Name	Rev
		G752VY	2.0
Title : NB*			
Size	Dept.: ASUSTeK COMPUTER INC. Engineer: Richard Liu		
B			
Date: Tuesday, July 21, 2015	Sheet	41	of 102


To CB BD\_GL3213




CardReader PWR



For EMI




LPC Debug Port




JDEB4401 Connector (MP USE)


1st Source: P/N:12018-00102300 ACES/51578-01201-001

2nd Source: P/N:12018-00102100 ENTERY/6705K-Y12N-00L





## LAN Connector



### J3402 LAN Jack






1st Source: P/N:12014-00161700 FOXCONN/JM3611-NS640003-7H

2nd Source: P/N:12014-00035500 SINGATRON/2RJ1648-000111F

TEST POINT LAN  
Follow Factory ATS test

T3402	1	VDDCT_LAN_CEN
T3404	1	L_TRDP0
T3406	1	L_TRDM0
T3408	1	L_TRDP1
T3410	1	L_TRDM1
T3412	1	L_TRDP2
T3414	1	L_TRDM2
T3416	1	L_TRDP3
T3418	1	L_TRDM3

LAN_GND	1	T3401
L_CMT0	1	T3403
L_TRLP0_L	1	T3407
L_TRLM0_L	1	T3409
L_CMT1	1	T3411
L_TRLP1_L	1	T3413
L_TRLM1_L	1	T3415
L_CMT2	1	T3417
L_TRLP2_L	1	T3419
L_TRLM2_L	1	T3420
L_CMT3	1	T3421
L_TRLP3_L	1	T3422
L_TRLM3_L	1	T3422



### D3401,D3402 ESD Diode


1st Source: P/N:07024-00200200 AMAZING/AZC099-04SP.R7G

2nd Source: P/N:07024-00710000 NXP/PUSB2X4D






GND\_LAN\_T 上禁止加任何零件




2012/2/16 EMI




## LCD Power switch




## For EMI




## eDP circuit




## eDP Panel




## eDP\_HPD




## eDP\_BL EN




## Camera &amp; D-MIC




## Touch Panel



		Project Name G752VY		Rev 2.0
Title : CRT Conn.				
Size A	Dept.: ASUSTek COMPUTER INC. USA		Engineer: Richard Liu	
Date: Tuesday, July 21, 2015	Sheet		46	of 102



## INT Speaker AMP.




## AMP

AIN1	AIN2	AVO
0	0	20 dB
0	1	20 dB
1	0	20 dB
1	1	20 dB


## INTERNAL SPK Conn.



## EXT JACK MUTE CONTROL




## INT SPK MUTE CONTROL




## To USB3.0 IO BD on Page 55



## To USB3.0 I/O Board (PAGE55)



## USB3.0 Port3\_J5501



## USB3.0 Port4\_J5502




<b>ASUS</b>		Project Name	Rev
		G752VY	2.0
<b>Title : USB3.0 IO CON</b>			
Size A	Dept.: ASUSTeK COMPUTER INC.	Engineer: Richard Liu	
Date: Tuesday, July 21, 2015	Sheet 49	of 102	







## ODD




## ODD Power



## 2nd HDD




## EMI Request





1st Source: P/N:07G028076030 ESD PROTECTION AZ1045-04F  
2nd Source: P/N:07G028153010 ESD PROTECTION IP4284CZ10-TB

## For RF requirement



## NGFF M.2 TYPE E-KEY WIFI

BT




**J5401\_NGFF E-KEY WLAN Connector H=2.0mm**  
**1st Source: P/N:12003-00071300 KYOCERA/206411067101894E**  
**2nd Source: P/N:12003-00074900 ACES/51746-0670P-005**  
**3rd Source: P/N:12003-00076000 ARGOSY/NASE0-S6701-TP20**


WLAN PWR\_+3V\_NGFF\_WLAN  
(Non-ISCT)

Support ASUS Open Cloud Computing (AOConnect)

WLAN PWR to +3VSUS




## WLAN CLKREQ#



74	3.3Vaux	GPIO	75
72	3.3Vaux	RESERVED	73
70	RESERVED	RESERVED	71
68	RESERVED	GND	69
66	RESERVED	Reserved/2nd Lane PERn1	67
64	GPIO NFC Reset# (MGPI07)(O)(Q/3.3V)	Reserved/2nd Lane PERp1	65
62	NFC I2C IRQ (MGPI05)(I)(Q/3.3)	GND	63
60	NFC I2C SM CLK (O)(Q/3.3)	Reserved/2nd Lane PETn1	61
58	NFC I2C SM DATA (IO)(Q/3.3)	Reserved/2nd Lane PETp1	59
56	W_DISABLE1 (O)(Q/3.3V)	GND	57
54	Reserved/W_DISABLE2 (O)(Q/3.3V)	PEWAKEUP (IO)(Q/3.3V)	55
52	PERSTOR (O)(Q/3.3V)	CLKREQ0 (IO)(Q/3.3V)	53
50	SUSCLK(32kHz) (O)(Q/3.3V)	GND	51
48	CODE1 (I)(Q/1.8V)	REFCLK0	49
46	CODE2 (I)(Q/1.8V)	REFCLKP0	47
44	CODE3 (I)(Q/1.8V)	GND	45
42	Clunk CLK	PERn0	43
40	Clunk DATA	PERp0	41
38	Clunk RESET (O)(Q/3.3V)	GND	39
36	UART CTS (O)(Q/1.8V)	PETn0	37
34	UART RTS (I)(Q/1.8V)	PETp0	35
32	UART Tx (O)(Q/1.8V)	GND	33
	Key	Key	
	Key	Key	
	Key	Key	
	Key	Key	
22	UART Rx (I)(Q/1.8V)	SDIO Reset(O)(Q/1.8V)	23
20	UART Wake (I)(Q/3.3V)	SDIO Wakeup(I)(Q/1.8V)	21
18	GND	SDIO DAT3(O)(Q/1.8V)	19
16	LED12 (I)(OD)	SDIO DAT2(O)(Q/1.8V)	17
14	PCM_OUT (I)(Q/1.8V)	SDIO DAT1(O)(Q/1.8V)	15
12	PCM_IN (O)(Q/1.8V)	SDIO DAT0(O)(Q/1.8V)	13
10	PCM_SYNC (O)(Q/1.8V)	SDIO CMDIO(O)(Q/1.8V)	11
8	PCM_CLK (O)(Q/1.8V)	SDIO CLK(O)(Q/1.8V)	9
6	LED11 (I)(OD)	GND	7
4	3.3Vaux	USB_D-	5
2	3.3Vaux	USB_D+	3
		GND	1


## WLAN &amp; BT ON




High active

Project which use the  
combo card schematic  
should  
make sure that BT ON  
signal can't be High at  
S3/S4/S5 state to prevent  
leakage


## WLAN NUT









**For EMI**





### WLAN\_Wake# Control














## VCCST\_PWRGD for PCH




## DP Repeater\_PS8330B

DP Repeater AUX\_SRC Output


DP Repeater AUX\_Sink Input



PWM CPU Fan





CPU Thermal Sensor




SMBUS addr=10010000 (90)  
U5002: Remote(Local) thermal sensor,use remote mode.







PWM VGA Fan



Set to 100度

















# Main Board

		Project Name	Rev
		G752VY	2.0
Title : NB*			
Size	Dept.:		Engineer:
A	ASUSTeK COMPUTER INC. USA		Richard Liu
Date:	Tuesday, July 21, 2015	Sheet	64 of 102



# TOP Component

Main Board




# BOT Component

## USB3.0\_PORT1 ( Support USB Charge Circuit )


## J5201 USB3.0 Connector

1st Source: P/N:12013-00018300 FOXCONN/UEA1111-N40AM2-7H

2nd Source: P/N:12013-00080400 SINGATRON/2UB4006-310101F



## USB Charge Circuit (For PORT 1)




Cheif River Platform : Mount R5208


HSW, BDW Platform : Unmount R5208

		T1 2544 / T12546				
CHG_CTL		[1]	[2]	[3]		
USB_CHARGER_ON#	0	0	1	1	AUTO	
	1	1	1	1	CDP	
USB_CHARGE_DISABLE		0	1	1	0	SDP

## Current Limit




## USB3.0 ESD-Protection



## BC1.2 Charger Disable




## USB2.0 ESD-Protection



D5301 ESD Diode

1st Source: P/N:07024-00200200 AMAZING/AZC099-04SP.R7G

2nd Source: P/N:07024-00710000 NXP/PUSB2X4D




D5301 ESD Diode

1st Source: P/N:07024-00200200 AMAZING/AZC099-04SP.R7G


2nd Source: P/N:07024-00710000 NXP/PUSB2X4D

## USB3.0 EMI-Protection


## USB3.0 Port1\_J5501




## USB3.0\_PORT2




## USB3.0 ESD-Protection




		Project Name	Rev
		G752VY	2.0
Title : NB*			
Size	Dept.:		Engineer:
B	ASUSTeK COMPUTER INC. Eng		Richard Liu
Date:	Tuesday, July 21, 2015	Sheet	67 of 102


## HDD LED &amp; PCIE SSD LED




## BT/WLAN LED Control




## PWR LED Control




## To TP Button CONN




## OS LED Control




## To Power Button IO BD

To Keyboard CONN  
CapsLock LED

## To LED BAT BAR





## To LED BACK BAR






# 230W DC-IN IO Connector


Main Board



# Battery Connector




# Main Board

		Project Name	Rev
		G752VY	2.0
Title : NB*			
Size	Dept.:	Engineer:	
A	ASUSTeK COMPUTER INC. USA	Richard Liu	
Date:	Tuesday, July 21, 2015	Sheet	62 of 102



## FBB Partition Memory (1 of 2)


MF=0 Normal



## GDD5 MODE SELECTION


MODE	MF	EDC1	EDC2
x16	0	0	VDDQ
x32	0	VDDQ	VDDQ
x16 mirrored	VDDQ	VDDQ	VDDQ
x32 mirrored	VDDQ	VDDQ	VDDQ


## CK External Termination




## FBB Partition Memory (2 of 2)

MF=1 Mirror




		Project Name	Rev
		G752VY	2.0
Title : NB*			
Size	Dept.: ASUSTeK COMPUTER INC. Engineer: Richard Liu		
B			
Date: Tuesday, July 21, 2015	Sheet	66	of 102




		Project Name	Rev
		G752VY	2.0
Title : OTH*			
Size			
B	Dept.:	ASUSTeK COMPUTER INC. Eng	Engineer: Richard Liu
Date:	Tuesday, July 21, 2015	Sheet	68 of 102

EMI




For RF requirement










		Project Name		Rev
		G752VY		2.0
Title : POWER_+VGFX_CORE				
Size	Dept.: NB Power team		Engineer: Benson Hsu	
Date: Tuesday, July 21, 2015		Sheet	82	of 102

# +VCCIO [For CPU]



<Variant Name>

<b>ASUS</b> Project Name <b>G752VY</b>		Rev 2.0
<b>Title :</b> PW_+VCCIO		
Size A3	Dept.: NB Power Team	Engineer: Benson
Date: Tuesday, July 21, 2015	Sheet 84	of 102





















# Load Switch



## Main Board



### PJP8801 需開銅板







PMOS	M series	G series
65W	13.3Kohm	-
90W	10Kohm	-
120W	10Kohm	40.2Kohm
180W	-	28.7Kohm
220W	-	24.3Kohm

ASUS

ASUS  
Title: PM-SKYLAKE (S)

Rev: 1.0

Engineer: Boreon

Rev: 1.0


## Address Selection Table

Address	0x7E	0x7C	0x7A	0x78	0x76	0x74	0x72	0x70
PR9001	10k	1.5k	2k	3.6k	3.9k	4.3k	5.1k	6k
PR9002	Open	8.2k	6.2k	6.8k	4.7k	3.6k	2.7k	2k

## Register Address


Address	0x00 0x01 0x02	0x03 0x04 0x05	0x06
R/W	W W W	R R R	R
Function	Temp. alert threshold setting	Sensed temp. data	bit 4 = 0 bit 5 = 0 bit 6 = 0 When ALERT# assert


## Main Board






## +1.0VSUS Discharge for OFF sequence



		Project Name <b>G752VY</b>		Rev <b>2.0</b>
<b>Title :</b> <b>PW_+1.0VSUS</b>				
Size <b>A3</b>	<b>Dept.:</b> <b>NB Power team</b>		<b>Engineer:</b> <b>Benson</b>	
Date: <b>Tuesday, July 21, 2015</b>		Sheet <b>83</b>	of <b>102</b>	

## +FBVDDQ [For FRAM]





Project Name

G752VY

Rev

2.0

**Title :** POWER\_VGFX\_CORE

Size

A

**Dept.:** NB Power team

**Engineer:** Benson Hsu

Date: Tuesday, July 21, 2015

Sheet 85 of 102



Project Name

**G752VY**

Rev

2.0

**Title :**      **INPUT SENSE**

Size


Custom


**Dept.:**      **ASUS PWR NB1**

**Engineer:**      **Joe**


Date:    **Tuesday, July 21, 2015**

Sheet              **94**              of              **102**


		Project Name	Rev
		G752VY	2.0
Title : POWER_+VGFX_CORE			
Size	Dept.:	Engineer:	
B	NB Power team	Benson Hsu	
Date:	Sheet		
Tuesday, July 21, 2015	96 of 102		




<Variant Name>

		Project Name	Rev
		G752VY	2.0
Title : PW_OV			
Size	Dept.:	Engineer:	
A	NB Power team	Benson	
Date: Tuesday, July 21, 2015			Sheet 97 of 102

	<=40W	<=120W	>=120W
PR8921	25m	10m	5m
EPC	NB	NB	G




## Adaptor select






## Adaptor select

	H Series		G Series	
PR8921	10m	5m		
PR8936				
14K	0.4V	30W	120W	
31.6K	0.8V	40W	150W	
56K	1.2V	45W	180W	
93.1K	1.6V	65W	230W	
150K	2.0V	75W	300W	
270K	2.4V	90W	330W	
560K	2.8V	120W	400W	


## HW\_Throttle








PR9221	UP1742Q_Vout
3.8kohm	1.0V
4.82kohm	1.05V
6.2kohm	1.2V
8.2kohm	1.35V
10.5kohm	1.5V


\*Validated Asus

		Project Name	Rev
		G752VY	2.0
Title : POWER_+VGFX_CORE			
Size	Dept.:	Engineer:	
B	NB Power team	Benson Hsu	
Date:	Sheet		
Tuesday, July 21, 2015	95 of 102		





C:CPU (+RTCBAT)+3VA\_RTC  
P:PCH (AC\_BAT\_SYS)+3VA/+5VA  
S:PLT (+3VA\_RTC)RTCRST#(PCH)  
Power (Power)AC\_IN\_OC#(EC)  
Signal (EC)PS\_ON(+3VA\_EC)  
(PS\_ON)+3VA\_EC(EC)  
(3VADSW\_ON)+3VA\_DSW(3VA\_DSW\_PWRGD)  
(EC)DPWROK\_EC(PCH)  
(+3VA\_DSW)PM\_BATLOW#(PCH)  
(PCH)PM\_SLP\_SUS#(EC)  
(VSUS\_ON)+1.0VSUS\_VCCPRIM(1.0VSUS\_PWRGD)  
(EC)PM\_RSMRST#\_PCH(PCH)  
(PCH)SUSWARN#(EC)  
(EC)ME\_AC\_PRESENT\_PCH(PCH)  
(EC)PCH\_SUSACK#(PCH)  
(PWR\_Switch)PWR\_SW#(EC)  
(EC)PM\_PWRBTN#(PCH)  
(EC)SUSC\_EC#(Power)  
(SUSC\_EC#)+12V/+5V/+3V  
(EC)SUSB\_EC#(Power)  
(SUSB\_EC#)+12VS/+5VS/+3VS  
(VSUS\_ON)+1.0V\_VCCST,VCCPLL(VCCST\_PWRGD)  
(+VCCIO)+VCCSTG  
(1.2V\_ON)+2.5V(2.5V\_PWRGD)  
(1.2V\_ON)+VDDQ\_CPU(1.2V\_PWRGD)  
(+12VS)+VCCPLL\_OC  
(SUSB\_EC#)+VCCIO(VCCIO\_PWRGD)  
(ALL\_SYSTEM\_PWRGD)+VCCSA(IMVP8\_PWRGD)  
(DDR\_VTT\_CTRL)+0.6V  
(CPU)DDR\_VTT\_CTRL(Power)  
(Power)1.2V\_PWRGD(AND)  
(Power)IMVP8\_PWRGD  
(AND)ALL\_SYSTEM\_PWRGD(CPU/PCH/EC/Power)  
(ALL\_SYSTEM\_PWRGD)VCCST\_PWRGD\_CPU(CPU)  
(EC)PM\_PWROK\_PCH(PCH)  
(PCH)CLK\_PCH\_BCLK(CPU)  
(PCH)H\_CPUPWRGD(CPU)  
(ALL\_SYSTEM\_PWRGD)P\_IMVP8\_EN\_10(Power)  
(CPU)P\_SVID\_DATA\_X2(Power)  
(EC)PM\_SYSPWROK\_PCH(PCH)  
(PCH)PLT\_RST#(CPU/EC/Device)  
(P\_IMVP8\_DRVON)+VCCCORE(IMVP8\_PWRGD)  
(CPU)H\_THERMTRIP#(PCH)  
(PCH)DDR4\_DRAMRST#(Memory)  
+VCCGT



## SLK H Power Sequence (AC mode)

DC-IN Mode

C:CPU (+RTCBAT)+3VA\_RTC  
P:PCH (AC\_BAT\_SYS)+3VA/+5VA  
S:PLT (+3VA\_RTC) RTCRST# (PCH)  
Power (Power) AC\_IN\_OC# (EC)  
Signal (EC) PS\_ON (+3VA\_EC)  
(PS\_ON)+3VA\_EC (EC)  
(3VADSW\_ON)+3VA\_DSW (3VA\_DSW\_PWRGD)  
(EC) DPWROK\_EC (PCH)  
(+3VA\_DSW) PM\_BATLOW# (PCH)  
(PCH) PM\_SLP\_SUS# (EC)  
(VSUS\_ON)+1.0VSUS\_VCCPRIM (1.0VSUS\_PWRGD)  
(EC) PM\_RSMRST#\_PCH (PCH)  
(PCH) SUSWARN# (EC)  
(EC) ME\_AC\_PRESENT\_PCH (PCH)  
(EC) PCH\_SUSACK# (PCH)  
(PWR\_Switch) PWR\_SW# (EC)  
(EC) PM\_PWRBTN# (PCH)  
(EC) SUSC\_EC# (Power)  
(SUSC\_EC#)+12V/+5V/+3V  
(EC) SUSB\_EC# (Power)  
(SUSB\_EC#)+12VS/+5VS/+3VS  
(VSUS\_ON)+1.0V\_VCCST, VCCPLL (VCCST\_PWRGD)  
(+VCCIO)+VCCSTG  
(1.2V\_ON)+2.5V (2.5V\_PWRGD)  
(1.2V\_ON)+VDDQ\_CPU (1.2V\_PWRGD)  
(+12VS)+VCCPLL\_OC  
(SUSB\_EC#)+VCCIO (VCCIO\_PWRGD)  
(ALL\_SYSTEM\_PWRGD)+VCCSA (IMVP8\_PWRGD)  
(DDR\_VTT\_CTRL)+0.6V  
(CPU) DDR\_VTT\_CTRL (Power)  
(Power) 1.2V\_PWRGD (AND)  
(Power) IMVP8\_PWRGD  
(AND) ALL\_SYSTEM\_PWRGD (CPU/PCH/EC/Power)  
(ALL\_SYSTEM\_PWRGD) VCCST\_PWRGD\_CPU (CPU)  
(EC) PM\_PWROK\_PCH (PCH)  
(PCH) CLK\_PCH\_BCLK (CPU)  
(PCH) H\_CUPWRGD (CPU)  
(ALL\_SYSTEM\_PWRGD) P\_IMVP8\_EN\_10 (Power)  
(CPU) P\_SVID\_DATA\_X2 (Power)  
(EC) PM\_SYSPWROK\_PCH (PCH)  
(PCH) PLT\_RST# (CPU/EC/Device)  
(P\_IMVP8\_DRVON)+VCCCORE (IMVP8\_PWRGD)  
(CPU) H\_THERMTRIP# (PCH)  
(PCH) DDR4\_DRAMRST# (Memory)

+VCCGT

SLK H Power Sequence  
(DC mode)

